In this paper, we examine the need for formal sequential equivalence checkingacross pairs of RTL models. We present scenarios that call for modifying thesequential behavior of RTL models while ...
Systems on chip (SoC) and processor design teams are challenged to meet aggressive power, performance and area requirements. As chip complexity grows, teams must verify thousands of lines of code to ...
Editor's note: This survey of formal property checking and equivalence checking tools was undertaken by Lars Philipson, professor at Lunds Tekniska Hogskola university in Lund, Sweden. It was ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results